A SERVICE OF

logo

Open as PDF
next previous
TMPR3901F
213
(3) NMI*
The NMI* signal is synchronized with the processor clock in phase with SYSCLK (Figure 2-5).
Figure 2-5 NMI* signal synchronization
NMI detection
SYSCLK
NMI*(external)
NMI*(internal)
(a) Full-speed bus mode
Instruction at
interrupt
handler starts
F D E M
F D E
NMI detection
(b) Half-speed bus mode
F D E M
F D E
SYSCLK
Processor clock
NMI*(external)
Instruction at
interrupt
handler starts
NMI*(internal)