Filter
Top Products
Appendix A: Options and Accessories
AWG2021 User Manual
AĆ13
Clock
Data
50% level
of the Clock
Middle point
of the Data
Skew:
within ±4ns
Level High:2 V or greater
(into a 50 W termination)
Level Low:0.8 V or less
(into a 50 W termination)
Figure AĆ14: Output Waveform
If a cable is used, these waveforms have transmission distortion. It is
necessary to latch the data with a clock before using the waveform in actual
circuits at the cable receiving side (user side) and to reproduce the waveform.
Delay the clock with the delay line in order to reproduce the data reliably
(see Figure A-15).
Buffer
Buffer
Delay Line
12 12 12
Data
Clock
Latch
0 10 ns
Figure AĆ15: Data Latching