Intel SA-1110 Food Processor User Manual


 
110 SA-1110 Developers Manual
System Control Module
9.5.7.3 Power Manager PLL Configuration Register (PPCR)
The PPCR contains bits used to configure the core operating frequency generated by the PLL. The
following table shows the bit-field definitions for this register. See Chapter 8, “Clocks” for the
frequencies generated through settings in this register. Note that the contents of this register are
preserved during sleep mode and do not need to be re-initialized after a wake-up event. The PPCR
is only cleared upon the assertion of nRESET (hard reset).
9.5.7.4 Power Manager Wake-Up Enable Register (PWER)
The following table shows the location of all wake-up interrupt enable bits in the PWER. For a
GPIO to serve as a wake-up source, it must be programmed as an input in the GPDR. When a fault
condition is detected in the VDD_FAULT or BATT_FAULT pins, this register is set to hexadecimal
0000 0003, enabling only GP 1,0 as wake-up sources. This register is also set to this value on hard
reset (nRESET asserted). For reserved bits, writes are ignored and reads return zero.
.
0h 9002 0014 PPCR Read/Write
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved
CCF4
CCF3
CCF2
CCF1
CCF0
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bits Name Description
4..0 CCF 4..0
Clock speed configuration.
See Chapter 8, Clocksfor the values in this field.
31..4 Reserved
0h 9002 000C PWER Read/Write
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
WE31
Reserved
WE27
WE26
WE25
WE24
WE23
WE22
WE21
WE20
WE19
WE18
WE17
WE16
WE15
WE14
WE13
WE12
WE11
WE10
WE9
WE8
WE7
WE6
WE5
WE4
WE3
WE2
WE1
WE0
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1
Bits Name Description
nWEn
Sleep wake-up enable n (where n = 0 through 27).
0 Wake-up due to GPIO n edge detect disabled.
1 Wake-up due to GPIO n edge detect enabled.
30..28 Reserved
31 WE31
Sleep wake-up enable 31.
0 Wake-up due to RTC alarm disabled.
1 Wake-up due to RTC alarm enabled.